• Logic Minimization

#### Real Digital Project 4

The requirements for new logic circuit designs are often expressed in some loose, informal manner. For an informal behavioral description to result in an efficient, well designed circuit that meets the stated requirement...

3.93K
• Introduction to Digilent FPGA-based Boards

#### Project 2, Exercise 1

This exercise is based off of the material from Read Digital Project 2. There is a link available to download the PDF of the exercise.

1.68K
• Board Verification and Basic Logic Circuits

#### Project 2, Exercise 2

This exercise is based off of the material from Real Digital Project 2. You will download a .bit file to your board to configure the FPGA with eight different logic circuits. The circuits use buttons and switches for inp...

1.49K
• Getting Started with FPGA

#### Vivado Project 1: Introduction to V...

This project sets up your FPGA board for use with Xilinx® Vivado™ and shows you the steps in starting project files. This is a starter project with very little hands-on work with your board, but it is a good reference if...

3.96K
• Switch Controlled LEDs

#### Vivado Project 2: Use Switches to C...

In this project, you will design and implement a circuit that controls an LED on your FPGA board with a slide switch. This project demonstrates how to use Verilog HDL to design a digital circuit and implement it on an FP...

2.52K
• Design Simple Logic Circuit

#### Vivado Project 3: Guess the Logic

In this project, you will download a bit file to your board to configure the FPGA with four different logic circuits. The circuits use buttons and switches for inputs, and LEDs for outputs. You must probe the logic circu...

2.54K
• Simple Combinational Circuit Design

#### Vivado Project 4: Majority of Five

How could you find a majority of the vote if each voter of five has a switch to vote for yes or no? The logic is fairly simple and will be used in this project. Any time there are three or more of the five who vote yes,...

2.05K
• Describe Combinational Logic Behaviorally

#### Vivado Project 5: Multiplexer, Deco...

In this project you will design a multiplexer, a decoder, an encoder, and a shifter using Verilog HDL. Instead of building the circuit using logic operators, you will learn to describe a circuit behaviorally according to...

2.12K

#### Vivado Project 6: A Simple Communic...

In this project, you will design a 4-to-1 mux and a decoder with an enable signal as a “de-mux” to implement a simple serial data transmitter. Both mux and de-mux will be implemented in two Verilog files for future re-us...

2.04K
• Simulate Glitch and Delay

#### Vivado Project 7: Simulate Glitch a...

In this project, we are going to examine the delay in combinational circuits. We are going to tell the simulator of the delay of each gate in Verilog and simulate the circuits to see how delay can affect the behavior of...

2.24K
Logic Minimization

#### Real Digital Project 4

The requirements for new logic circuit designs are often expressed in some loose, informal manner. For an informal behavioral description to result in an efficient, well designed circuit that meets the stated requirements, appropriate engineering design methods must be developed.

3.93K
×
Introduction to Digilent FPGA-based Boards

#### Project 2, Exercise 1

This exercise is based off of the material from Read Digital Project 2. There is a link available to download the PDF of the exercise.

1.68K
×
Board Verification and Basic Logic Circuits

#### Project 2, Exercise 2

This exercise is based off of the material from Real Digital Project 2. You will download a .bit file to your board to configure the FPGA with eight different logic circuits. The circuits use buttons and switches for inputs, and LEDs for outputs. You must probe the logic circuits by applying all possible combinations of input signals, and from the results write logic equations that describe the circuit’s behavior.

1.49K
×
Getting Started with FPGA

This project sets up your FPGA board for use with Xilinx® Vivado™ and shows you the steps in starting project files. This is a starter project with very little hands-on work with your board, but it is a good reference if you ever forget how to start your projects.

3.96K
×
Switch Controlled LEDs

#### Vivado Project 2: Use Switches to Control LEDs

In this project, you will design and implement a circuit that controls an LED on your FPGA board with a slide switch. This project demonstrates how to use Verilog HDL to design a digital circuit and implement it on an FPGA board.

2.52K
×
Design Simple Logic Circuit

#### Vivado Project 3: Guess the Logic

In this project, you will download a bit file to your board to configure the FPGA with four different logic circuits. The circuits use buttons and switches for inputs, and LEDs for outputs. You must probe the logic circuits by applying all possible combinations of input signals. From the results of applying all possible combinations, you will be able to write logic equations that describe the circuits' behaviors. You will then rewrite the equations using Verilog HDL and re-implement them on FPGA and compare the circuit behavior with the given bit-file.

2.54K
×
Simple Combinational Circuit Design

#### Vivado Project 4: Majority of Five

How could you find a majority of the vote if each voter of five has a switch to vote for yes or no? The logic is fairly simple and will be used in this project. Any time there are three or more of the five who vote yes, then there is a majority and the LED needs to turn on.

2.05K
×
Describe Combinational Logic Behaviorally

#### Vivado Project 5: Multiplexer, Decoder, Encoder, and Shifter

In this project you will design a multiplexer, a decoder, an encoder, and a shifter using Verilog HDL. Instead of building the circuit using logic operators, you will learn to describe a circuit behaviorally according to the functionality you wish the circuit to perform.

2.12K
×

#### Vivado Project 6: A Simple Communication System

In this project, you will design a 4-to-1 mux and a decoder with an enable signal as a “de-mux” to implement a simple serial data transmitter. Both mux and de-mux will be implemented in two Verilog files for future re-use. Another Verilog file will be used to wrap up the mux and de-mux to form a communication system. This hierarchical design methodology will help manage design complexity, promote design reuse, and allow parallel development.

2.04K
×
Simulate Glitch and Delay

#### Vivado Project 7: Simulate Glitch and Delay in Combinational Circuits

In this project, we are going to examine the delay in combinational circuits. We are going to tell the simulator of the delay of each gate in Verilog and simulate the circuits to see how delay can affect the behavior of a combinational circuit.

2.24K
×