Verilog® HDL: The First Example

Module, I/O Ports, Bus, and Assign

An example of how to use Verilog® HDL. Includes information on module, I/O ports, bus, and assign statements.

eye 5.16K
×